I. INTRODUCTION
For several decades, there have been rapid developments in the area of nano-scale electronic devices, and the miniaturization of devices has increased the density and speed of integrated circuits (ICs) and systems. To satisfy the increasing need for low-power (LP) consumption and low supply voltage (V DD ) increases in LP applications, devices are required to have excellent subthreshold characteristics. Conventional metal-oxidesemiconductor field-effect transistors (MOSFETs) are unable to have subthreshold swing (S) below 60 mV/dec because of physical limitations and their principle of operation. Further, for short channel MOSFETs, it is difficult to decrease the subthreshold current because of drain-induced barrier lowering (DIBL) as one of the short-channel effect (SCE). Recently, tunneling FETs (TFETs) have been considered as promising candidates for next-generation LP devices because TFETs that are based on band-to-band tunneling (BBT) operations can realize attractive advantages such as lower off-state current (I off ) and superior S [1] [2] [3] [4] [5] . However, as the channel length (L ch ) decreases below 10 nm, S and I off values of TFETs are degraded drastically because of the drain-induced barrier thinning (DIBT) phenomenon, as well as direct tunneling between the source and drain, which is caused by the SCE in TFETs [6, 7] . Therefore, it is difficult for conventional TFETs with L ch values below 10 nm to obtain outstanding LP performance, and a novel structure and TFET operation principle is required to realize a sub-10 nm LP device.
In this work, we propose and examine a Ge/GaAs heterojunction-based TFET with a vertical tunneling operation to realize a good sub-10 nm LP device. To evaluate the LP performance, we obtain device characteristics such as S, I off , and DIBT, and we also compare and analyze the values obtained using a conventional TFET. Moreover, we investigate the effect of spacer dielectrics on the vertical tunneling current in order to improve current performance and intrinsic delay time (τ). Fig. 1 shows a schematic cross section of the proposed device structure. The proposed structure is a stack structure consisting of Ge and GaAs layers. A high-quality Ge/GaAs heterojunction layer can be formed by molecular beam epitaxy (MBE) or metal-organic chemical vapor deposition (MOCVD) systems because of a small lattice mismatch. The Ge /GaAs heterojunction has advantages in terms of the on-state current (I on ) of TFET. The lower energy band-gap (E g ) and lower electron effective mass (m e * ) of the Ge material can increase the tunneling current with a high tunneling rate [8, 9] . In addition, because the GaAs material has a higher electron mobility, this property can also augment I on by improving the drift current [10] . The thicknesses of the Ge layer (t Ge ) and GaAs layer (t GaAs ) are 6 nm and 4 nm, respectively. The doping concentrations of the Ge layer are 5×10 19 cm -3 (p-type) in the source and channel regions, and 1×10 18 cm -3 (n-type) in the drain region.
II. DEVICE STRUCTURE AND DESIGN
Further, the doping concentrations of the GaAs layer are 5×10 19 cm -3 (n-type) in the channel region and 1×10 18 cm -3 (n-type) in the source and drain regions. The channel doping concentrations were designed such that they increase the vertical tunneling probability that exists between the p-type Ge and n-type GaAs channel layers. The gate insulator with a thickness (t ox ) of 2 nm and the spacer dielectric consist of hafnium oxide (HfO 2 ), which enhances the current performances because of a higher gate controllability. We obtained device performance by using the device simulator SILVACO ATLAS [11] . To increase the simulation accuracy, we applied various models including non-local BBT, Shockley-read-hall (SRH) recombination, and trap-assisted tunneling (TAT). The application of the TAT model is significant when simulating TFETs because the subthreshold characteristics of TFETs are influenced by the TAT mechanism that takes place through the trap or defect states in materials [12, 13] . place through the thin tunneling barrier. The transfer curve for the vertical tunneling current shows excellent subthreshold characteristics although L ch is reduced to 5 nm because the vertical tunneling mechanism is unaffected by DIBT. As L ch decreases, the vertical tunneling current decreases slightly because the tunneling area is involved in L ch . In order to confirm accurately the effect of L ch on the vertical tunneling current, the onset voltage for devices with different L ch has been designed as a V GS of 0 V by controlling a metal gate work-function. In terms of lateral tunneling, the transfer curves show lower current performance. As shown in Fig. 3(b) , lateral tunneling takes place because of the BBT between the p + Ge channel and the n -Ge drain regions. As V GS increases, the tunneling barrier between the p + Ge channel and the n -Ge drain regions becomes thinner because of fringing field, and the thinning of the tunneling barrier increases lateral current.
III. RESULTS AND DISCUSSION
However, when a high V DS is applied, lateral current at off-state increases because lateral tunneling barrier is influenced by V DS . In other words, lateral tunneling operation is affected by DIBT phenomenon. Thus, in order to minimize the lateral tunneling current with DIBT phenomenon, we designed the device such that is has a lower doping concentration in the Ge drain region. As a result, the proposed device obtained a lower lateral current at both on-and off-state because the tunneling barrier is increased by the lower doping concentration in the Ge drain region. Fig. 4 shows the transfer curves of the proposed device and a conventional TFET. For comparison with the proposed device, we designed the conventional TFET as a Ge/GaAs heterojunction-based nanowire structure with an L ch value of 5 nm, radius (R) of 10 nm, and the t ox of 2 nm. We chose a nanowire structure to minimize the SCE with a higher gate controllability. The doping concentrations of the Ge source, GaAs channel, and GaAs drain regions are 5×10
19 (p-type), 1×10 16 (p-type), and 5×10 18 cm -3 (n-type), respectively. The transfer characteristic of the conventional TFET exhibits a higher I off and more degenerated S compared to that of the proposed TFET. This result indicates that the subthreshold characteristics of the conventional TFET are degraded because of tunneling between the source and drain regions, which is caused by the thin channel layer. On the other hand, the proposed TFET exhibited excellent subthreshold characteristics because although L ch is 5 nm, the dominant tunneling current in the Fig. 1(a) . proposed TFET is the vertical tunneling operation. Fig. 5(a) shows a comparison of S and DIBT for the proposed TFET and the conventional TFET as a function of L ch . We obtained S as the inverse slope between the point of the off-state voltage and the point of the threshold voltage (V th ) in the transfer curve and defined V th as V GS for a drain current (I DS ) of 10 -7 A/μm. We also obtained DIBT by finding the rate of change of V th when V DS was within the range of 0.2 V and 0.05 V [6] . While the values of S and DIBT in the conventional TFET increased dramatically as L ch decreased from 15 nm to 5 nm, the corresponding values in the S and DIBT in the proposed TFET exhibited small changes because of the vertical tunneling operation. The value of S in the proposed device increased slightly, and this was due to a reduction of vertical tunneling area. The proposed TFET for an L ch of 5 nm has a higher I on /I off ratio of 1.27×10 7 with a lower I off , as shown in Fig. 5(b) . These characteristics demonstrate the superiority of the proposed device for LP performance. Fig. 6 (a) shows transfer curves for devices with the different spacer dielectrics SiO 2 and HfO 2 . The device with spacer dielectric HfO 2 has a higher vertical and lateral tunneling current than that with SiO 2 because of a difference in the fringing field effect. The fringing field effect is dependent on the spacer dielectric, and a high spacer dielectric permittivity increases the fringing field effect [14] . As shown in Fig. 6(b) , the source-side spacer dielectric HfO 2 extended the vertical tunneling area because vertical tunneling between p + Ge and the n -GaAs source regions was occurred by the higher fringing field. Therefore, the device with HfO 2 has an enhanced vertical tunneling current. In terms of the lateral tunneling, the high fringing field also results in an increase in the lateral tunneling current by lowering the energy band in the drain region. Fig. 7(a) shows the gate capacitances of devices with both SiO 2 and HfO 2 . The device with HfO 2 realized the higher gate capacitance (C gg ) with an increase in the gate-to-drain capacitance (C gd ) and gate-to-source (C gs ). C gg is the total gate capacitance as a sum of C gd and C gs . The increases in C gs and C gd were due to the higher permittivity in the spacer dielectric because high-k spacer dielectrics increase the outer fringe capacitance (C of ) component [15] . Although the device with HfO 2 has the higher C gg , we obtained a lower τ because of the higher current performance, as shown in Fig. 7(b) . The value of τ is proportional to the value of C gg /I on [16] . As a result, the device with HfO 2 exhibited a lower τ of 0.58 ps for a V GS of 0.5 V.
IV. CONCLUSIONS
We proposed a Ge/GaAs heterojunction-based shortchannel TFET with vertical tunneling operation that has an excellent LP performance. The proposed device was unaffected by the impact of the DIBT phenomenon due to vertical tunneling operation. Moreover, by designing a high-k spacer dielectric, we obtained an improved vertical tunneling current as well as a lower τ. The proposed device with L ch = 5 nm exhibited excellent characteristics, including an I on of 142 μA/μm, S of 29.1 mV/dec, I on /I off ratio of 1.27×10 7 , and τ of 0.58 ps. We confirmed that the proposed device is suitable for ultra LP devices at V DS of 0.2 V.
